Affiliation:
1. Department of Materials Science and Engineering, National Taiwan University, Taipei 106, Taiwan
2. Advanced Semiconductor Engineering Group, Kaohsiung 811, Taiwan
Abstract
This article presents a novel bonding method for chip packaging applications in the semiconductor industry, with a focus on downsizing high-density and 3D-stacked interconnections to improve efficiency and performance. Microfluidic electroless interconnections have been identified as a potential solution for bonding pillar joints at low temperatures and pressures. However, the complex and time-consuming nature of their production process hinders their suitability for mass production. To overcome these challenges, we propose a tailored plating solution using an enhanced copper concentration and plating rate. By eliminating the need for fluid motion and reducing the process time, this method can be used for mass production. The Taguchi approach is first used to optimize the copper–quadrol complex solution with the plating rate and decomposition time. This solution exhibits a copper concentration that is over five times higher than that of conventional solutions, a plating rate of 22.2 μm/h, and a decomposition time of 8 min on a Cu layer substrate. This technique enables Cu pillars to be successfully bonded within 7 min at 35 °C. Planarizing the pillar surface yields a high bonding percentage of 99%. Mechanical shear testing shows a significant fracture strength of 76 MPa.
Funder
National Science and Technology Council
Reference41 articles.
1. Reliability challenges in 3D IC packaging technology;Tu;Microelectron. Reliab.,2011
2. Hybrid bonding-based interconnects: A status on the last robustness and reliability achievements;Moreau;ECS J. Solid State Sci. Technol.,2022
3. Chen, G., Wang, Y., Xiao, X., Yan, Y., and Zhu, W. (2021, January 11–14). Failure Analysis of Anisotropic Conductive Adhesive Packages in Narrow-Pitch Flip Chip Packaging. Proceedings of the 2021 22nd International Conference on Electronic Packaging Technology (ICEPT), Xiamen, China.
4. The thermal cycling reliability of copper pillar solder bump in flip chip via thermal compression bonding;Li;Microelectron. Reliab.,2020
5. Electroless copper deposition with PEG suppression for all-copper flip-chip connections;Osborn;J. Electrochem. Soc.,2009