Affiliation:
1. Electronic Circuits, Systems and Applications (ECSA) Laboratory, Electrical and Computer Engineering Department, University of Peloponnese, 26334 Patras, Greece
2. Department of Electrical and Computer Engineering, University of Thessaly, 38221 Volos, Greece
Abstract
In recent years, the advancements in specialized hardware architectures have supported the industry and the research community to address the computation power needed for more enhanced and compute intensive artificial intelligence (AI) algorithms and applications that have already reached a substantial growth, such as in natural language processing (NLP) and computer vision (CV). The developments of open-source hardware (OSH) and the contribution towards the creation of hardware-based accelerators with implication mainly in machine learning (ML), has also been significant. In particular, the reduced instruction-set computer-five (RISC-V) open standard architecture has been widely adopted by a community of researchers and commercial users, worldwide, in numerous openly available implementations. The selection through a plethora of RISC-V processor cores and the mix of architectures and configurations combined with the proliferation of ML software frameworks for ML workloads, is not trivial. In order to facilitate this process, this paper presents a survey focused on the assessment of the ecosystem that entails RISC-V based hardware for creating a classification of system-on-chip (SoC) and CPU cores, along with an inclusive arrangement of the latest released frameworks that have supported open hardware integration for ML applications. Moreover, part of this work is devoted to the challenges that are concerned, such as power efficiency and reliability, when designing and building application with OSH in the AI/ML domain. This study presents a quantitative taxonomy of RISC-V SoC and reveals the opportunities in future research in machine learning with RISC-V open-source hardware architectures.
Reference84 articles.
1. Kalapothas, S., Flamis, G., and Kitsos, P. (2022). Efficient Edge-AI Application Deployment for FPGAs. Information, 13.
2. Kalapothas, S., Flamis, G., and Kitsos, P. (2021, January 7–10). Importing Custom DNN Models on FPGAs. Proceedings of the 2021 10th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro.
3. Kane, G., and Heinrich, J. (1992). MIPS RISC Architectures, Prentice-Hall, Inc.
4. Karkhanis, T., and Moreira, J.E. (2022, October 09). IBM Power Architecture. Available online: https://dominoweb.draco.res.ibm.com/reports/rc25146.pdf.
5. SPARC: A scalable processor architecture;Agrawal;Future Gener. Comput. Syst.,1992
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献