Side-Channel Attacks on Masked Bitsliced Implementations of AES-Reference-Cited by-同舟云学术

Side-Channel Attacks on Masked Bitsliced Implementations of AES

Published:2022-06-28 Issue:3 Volume:6 Page:31
ISSN:2410-387X
Container-title:Cryptography
language:en
Short-container-title:Cryptography

Author:

Rădulescu Anca,Choudary Marios O.

Abstract

In this paper, we provide a detailed analysis of CPA and Template Attacks on masked implementations of bitsliced AES, targeting a 32-bit platform through the ChipWhisperer side-channel acquisition tool. Our results show that Template Attacks can recover the full AES key successfully within 300 attack traces even on the masked implementation when using a first-order attack (no pre-processing). Furthermore, we confirm that the SubBytes operation is overall a better target for Template Attacks due to its non-linearity, even in the case of bitsliced implementations, where we can only use two bits per key byte target. However, we also show that targeting the AddRoundKey can be used to attack bitsliced implementations and that, in some cases, it can be more efficient than the SubBytes attack.

Funder

Unitatea Executiva Pentru Finantarea Invatamantului Superior a Cercetarii Dezvoltarii si Inovarii

Publisher

MDPI AG

Subject

Applied Mathematics,Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Software

Link

https://www.mdpi.com/2410-387X/6/3/31/pdf

Reference40 articles.

1. Rijmen, V., and Joan, D. (2022, March 03). Advanced Encryption Standard. Federal Information Processing Standards Publication 197. 2001; pp. 1–47, Available online: https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf.

2. Rebeiro, C., Selvakumar, D., and Devi, A. (2006, January 8–10). Bitslice Implementation of AES. Proceedings of the International Conference on Cryptology and Network Security, Suzhou, China.

3. Fast AES Implementation: A High-Throughput Bitsliced Approach;IEEE Trans. Parallel Distrib. Syst.,2019

4. Könighofer, R. (2008, January 8–11). A Fast and Cache-Timing Resistant Implementation of the AES. Proceedings of the Cryptographers’ Track at the RSA Conference (CT-RSA 2008), San Francisco, CA, USA.

5. Mangard, S., Oswald, E., and Popp, T. (2007). Power Analysis Attacks: Revealing the Secrets of Smart Cards, Springer.