Affiliation:
1. Department of Electronics and Multimedia Telecommunications, Technical University of Košice, 042 00 Kosice, Slovakia
Abstract
The article presents the analysis, design, and low-cost implementation of application-specific AD converters for M-sequence-based UWB applications to minimize and integrate the whole UWB sensor system. Therefore, the main goal of this article is to integrate the AD converter’s own design with the UWB analog part into the system-in-package (SiP) or directly into the system-on-a-chip (SoC), which cannot be implemented with commercial AD converters, or which would be disproportionately expensive. Based on the current and used UWB sensor system requirements, to achieve the maximum possible bandwidth in the proposed semiconductor technology, a parallel converter structure is designed and presented in this article. Moreover, 5-bit and 4-bit parallel flash AD converters were initially designed as part of the research and design of UWB M-sequence radar systems for specific applications, and are briefly introduced in this article. The requirements of the newly proposed specific UWB M-sequence systems were established based on the knowledge gained from these initial designs. After thorough testing and evaluation of the concept of the early proposed AD converters for these specific UWB M-sequence systems, the design of a new AD converter was initiated. After confirming sufficient characteristics based on the requirements of UWB M-sequence systems for specific applications, a 7-bit AD converter in low-cost 0.35 µm SiGe BiCMOS technology from AMS was designed, fabricated, and presented in this article. The proposed 7-bit AD converter achieves the following parameters: ENOB = 6.4 bits, SINAD = 38 dB, SFDR = 42 dBc, INL = ±2-bit LSB, and DNL = ±1.5 LSB. The maximum sampling rate reaches 1.4 Gs/s, the power consumption at 20 Ms/s is 1050 mW, and at 1.4 Gs/s is 1290 mW, with a power supply of −3.3 V.
Funder
Slovak Research and Development Agency
Slovak Scientific Grant Agency
Reference68 articles.
1. Schonle, P., Schulthess, F., Fateh, S., Ulrich, R., Huang, F., Burger, T., and Huang, Q. (2013, January 16–20). A DC-connectable multi-channel biomedical data acquisition ASIC with mains frequency cancellation. Proceedings of the 2013 Proceedings of the IEEE, ESSCIRC (ESSCIRC), Bucharest, Romania.
2. A wide dynamic range neural data acquisition system with high-precision delta-sigma ADC and on-chip EC-PC spike processor;Xu;IEEE Trans. Biomed. Circuits Syst.,2020
3. Kanemoto, D., Ido, T., and Taniguchi, K. (2011, January 17–18). A 7.5 mW 101 dB SNR low-power high-performance audio delta-sigma modulator utilizing opamp sharing technique. Proceedings of the 2011 International SoC Design Conference, Jeju, Republic of Korea.
4. A 73 dB-A audio VCO-ADC based on a maximum length sequence generator in 130 nm CMOS;Perez;IEEE Trans. Circuits Syst. II Express Briefs,2021
5. Embedded DAQ System Design for Temperature and Humidity Measurement;Memon;Mehran Univ. Res. J. Eng. Technol.,2013
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献