Affiliation:
1. Computer Science and Electrical Engineering Department, “Lucian Blaga” University of Sibiu, Emil Cioran 4, 550025 Sibiu, Romania
Abstract
Benchmarks play an essential role in the performance evaluation of novel research concepts. Their effectiveness diminishes if they fail to exploit the available hardware of the evaluated microprocessor or, more broadly, if they are not consistent in comparing various systems. An empirical analysis of the consecrated Splash-2 benchmarks suite vs. the latest version Splash-4 was performed. It was shown that on a 64-core configuration, half of the simulated benchmarks reach temperatures well beyond the critical threshold of 105 °C, emphasizing the necessity of a multi-objective evaluation from at least the following perspectives: energy consumption, performance, chip temperature, and integration area. During the analysis, it was observed that the cores spend a large amount of time in the idle state, around 45% on average in some configurations. This can be exploited by implementing a predictive dynamic voltage and frequency scaling (DVFS) technique called the Simple Core State Predictor (SCSP) to enhance the Intel Nehalem architecture and to simulate it using Sniper. The aim was to decrease the overall energy consumption by reducing power consumption at core level while maintaining the same performance. More than that, the SCSP technique, which operates with core-level abstract information, was applied in parallel with a Value Predictor (VP) or a Dynamic Instruction Reuse (DIR) technique, which rely on instruction-level information. Using the SCSP alone, a 9.95% reduction in power consumption and an energy reduction of 10.54% were achieved, maintaining the performance. By combining the SCSP with the VP technique, a performance increase of 8.87% was obtained while reducing power and energy consumption by 3.13% and 8.48%, respectively.
Reference39 articles.
1. Gomez-Hernandez, E.J., Cebrian, J.M., Kaxiras, S., and Ros, A. (2022, January 6–8). Splash-4: A Modern Benchmark Suite with Lock-Free Constructs. Proceedings of the 2022 IEEE International Symposium on Workload Characterization (IISWC), Austin, TX, USA.
2. A Case for Thermal-Aware Floorplanning at the Microarchitectural Level;Sankaranarayanan;J. Instr.-Level Parallelism,2005
3. An Adaptive Thermal Management Framework for Heterogeneous Multi-Core Processors;Kim;IEEE Trans. Comput.,2020
4. Recent Thermal Management Techniques for Microprocessors;Kong;ACM Comput. Surv.,2012
5. Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., and Gupta, A. (1995, January 22–24). The SPLASH-2 Programs: Characterization and Methodological Considerations. Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy.