Affiliation:
1. School of Microelectronics, Hefei University of Technology, Hefei 230009, China
Abstract
Traffic splitting enabled by Globally Asynchronous Locally Synchronous (GALS) Network-on-chip (NoC) brings multipath routing capability, which significantly increases link bandwidth at the cost of out-of-order packet delivery. Solving the packet reordering problem is one of the keys to ensure the quality of service (QoS) for NoC. However, traditional packet reordering approaches rely on local reorder buffer, causing on-chip hotspots, which aggravates chip aging and even leads to interconnection failures. In this paper, we present a multistage packet reordering (MPR) approach, which cannot only reduce the transmission latency but also effectively reduces hotspots caused by local reordering. Specifically, we propose multistage reordering buffer (MRB) by reusing channel buffers for implementing MPR. Experimental results show that our proposed approach achieved improved thermal efficiency with reduced hardware resource consumption.
Funder
National Major Scientific Instruments and Equipments Development Project of National Natural Science Foundation of China
Key Cooperation Project of National Natural Science Foundation of China
National Natural Science Foundation of China
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference25 articles.
1. A survey on energy-efficient methodologies and architectures of network-on-chip;Abbas;Comput. Electr. Eng.,2014
2. Survey on real-time networks-on-chip;Hesham;IEEE Trans. Parallel Distrib. Syst.,2016
3. A method for routing packets across multiple paths in NoCs with in-order delivery and fault-tolerance gaurantees;Murali;VLSi Des.,2007
4. Du, G., Li, M., Lu, Z., Gao, M., and Wang, C. (2014, January 17–19). An analytical model for worst-case reorder buffer size of multi-path minimal routing NoCs. Proceedings of the 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), Ferrara, Italy.
5. RoB-Router: A Reorder Buffer Enabled Low Latency Network-on-Chip Router;Li;IEEE Trans. Parallel Distrib. Syst.,2018
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献