Affiliation:
1. Department of Electrical and Information Engineering, Kiel University, 24143 Kiel, Germany
Abstract
A split-voltage amplifier architecture is proposed which improves the power efficiency compared to a conventional implementation. The approach is verified with a prototype fabricated in 0.35 µm CMOS technology using lateral bipolar input transistors. It achieves a measured DC gain of 105 V/V, a differential AC gain of 40.3 dB with a bandwidth of 55 kHz, a CMRR of approximately 75 dB, and a PSRR of 55 dB. The input-referred noise is 7 nV/√Hz and 923 nVrms integrated from 100 Hz to 10 kHz, resulting in a Noise Efficiency Factor (NEF) of 2.84 and a Power Efficiency Factor (PEF) of 18.3. The split-voltage configuration improves power efficiency by nearly 25% compared to a full voltage supply and maintains a small area design. Action potentials of the medial and lateral giant fiber of an earthworm are recorded as an example application.
Funder
Deutsche Forschungsgemeinschaft
Land Schleswig-Holstein
Reference29 articles.
1. Design Strategies for Multi-Channel Low-Noise Recording Systems;Rieger;Analog Integr. Circuits Signal Process.,2009
2. Leung, L.-F., and Tsui, C.-Y. (2007, January 4–8). Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands. Proceedings of the 2007 44th ACM/IEEE Design Automation Conference, San Diego, CA, USA.
3. Switching Optimization for Class-G Audio Amplifiers with Two Power Supplies;Russo;Circuits Syst.,2012
4. An orthogonal current-reuse amplifier for multi-channel sensing;Johnson;IEEE J. Solid-State Circuits,2013
5. A 1-V 0.25-μW Inverter Stacking Amplifier with 1.07 Noise Efficiency Factor;Shen;IEEE J. Solid-State Circuits,2018