Design and Analysis of Self-Tanked Stepwise Charging Circuit for Four-Phase Adiabatic Logic
-
Published:2024-06-27
Issue:3
Volume:14
Page:34
-
ISSN:2079-9268
-
Container-title:Journal of Low Power Electronics and Applications
-
language:en
-
Short-container-title:JLPEA
Author:
Morell William1, Choi Jin-Woo2
Affiliation:
1. School of Electrical Engineering and Computer Science, Louisiana State University, Baton Rouge, LA 70803, USA 2. Department of Electrical and Computer Engineering, Michigan Technological University, Houghton, MI 49931, USA
Abstract
Adiabatic logic has been proposed as a method for drastically reducing power consumption in specialized low-power circuits. They often require specialized clock drivers that also function as the main power supply, in contrast to standard CMOS logic, and these power clocks are often a point of difficulty in the design process. A novel, stepwise charging driver circuit for four-phase adiabatic logic is proposed and validated through a simulation study. The proposed circuit consists of two identical driver circuits each driving two opposite adiabatic logic phases. Its performance relative to ideal step-charging and a standard CMOS across mismatched phase loads is analyzed, and new best practices are established. It is compared to a reference circuit consisting of one driver circuit for each phase along with a paired on-chip tank capacitor. The proposed driver uses opposite logic phases to act as the tank capacitor for each other in a “self-tanked” fashion. Each circuit was simulated in 15 nm FinFET across a variety of frequencies for an arbitrary logic operation. Both circuits showed comparable power consumption at all frequencies tested, yet the proposed driver uses fewer transistors and control signals and eliminates the explicit tank capacitors entirely, vastly reducing circuit area, complexity, and development time.
Reference13 articles.
1. Low-Power Digital Systems Based on Adiabatic-Switching Principles;Athas;IEEE Trans. Very Large Scale Integr. Syst.,1994 2. Kuttappa, R., Filippini, L., Sica, N., and Taskin, B. (2021, January 7–9). Scalable Resonant power Clock Generation for Adiabatic Logic Design. Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Tampa, FL, USA. 3. Kuttappa, R., Khoa, S., Filippini, L., Pano, V., and Taskin, B. (2020, January 12–14). Comprehensive Low Power Adiabatic Circuit Design with Resonant Power Clocking. Proceedings of the 2020 IEEE International Symposium on Circuits and Systems, Seville, Spain. 4. Frank, M., Brocato, R., Conte, T., Hsia, A., Jain, A., Missert, N., Shukla, K., and Tierney, B. (2020, January 18–21). Special Session: Exploring the Ultimate Limits of Adiabatic Circuits. Proceedings of the IEEE 38th International Conference on Computer Design, Hartford, CT, USA. 5. Jeanniot, N., Pillonnet, G., Nouet, P., Azemard, N., and Todri-Sanial, A. (2017, January 8–9). Synchronised 4-Phase Resonant Power Clock Supply for Energy Efficient Adiabatic Logic. Proceedings of the 2017 IEEE International Conference on Rebotting Computing, Washington, DC, USA.
|
|