Affiliation:
1. The Faculty of Computing and Telecommunications, Poznan University of Technology, 60-965 Poznan, Poland
Abstract
This paper introduces a low-complexity start–stop true random number generator (TRNG) utilizing jitter in ring oscillators (ROs). Incorporating phase detectors enhances entropy extraction from the same number of ROs. The raw bits undergo online post-processing using the SHA-1 algorithm, which is widely supported by many programming languages. The output bit streams pass all NIST statistical tests (SP 800-22 and SP-90B). Bits are generated on demand, enhancing security by preventing eavesdropping during continuous bit production. The TRNG maintains its performance regardless of the FPGA manufacturer.
Funder
Poznań University of Technology
Reference54 articles.
1. Menezes, A.J., van Oorschot, P.C., and Vanstone, S.C. (1997). Handbook of Applied Cryptography, CRC.
2. Petrie, C.S., and Connelly, J.A. (1996, January 12). Modelling and simulation of oscillator-based random number generators. Proceedings of the the 47th International Symposium on Circuits and Systems, ISCAS’1996, Atlanta, GA, USA.
3. Fischer, V., and Drutarovski, M. (2003). True random number generator embedded in reconfigurable hardware. Cryptographic Hardware and Embedded Systems CHES, Springer.
4. Kohlbrenner, P., and Gaj, K. (2004, January 22–24). An embedded true random number generator for FPGAs. Proceedings of the the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, ACM, Monterey CA, USA.
5. New methods for digital generation and postprocessing of random data;IEEE Trans. Comput.,2006