High-Speed Fully Differential Two-Step ADC Design Method for CMOS Image Sensor
Author:
Guo ZhongjieORCID, Wang Yangle, Xu Ruiming, Yu Ningmei
Abstract
The application requirements of high frame rate CMOS image sensors (CIS) in the industry have not been satisfied due to the speed limitations in traditional single-slope and serial two-step analog-to-digital converters (ADCs). In this paper, a high-speed fully differential two-step ADC design method for CIS was proposed. The proposed method was based on differential ramp and time-to-digital conversion (TDC) technology. A parallel conversion mode was formed that is different from serial conversion, and the robustness of the system was ensured due to the existence of differential ramps. Aiming at the inconsistency between traditional TDC technology and single-slope ADC, a TDC technology based on level coding was proposed. The proposed technology achieves the TDC in the last clock cycle of analog-to-digital conversion, and realized a two-step conversion process at another level. This paper presents a complete circuit design, layout design, and test verification of the proposed design method based on the 55 nm 1P4M CMOS experimental platform. Under the design environment of the analog voltage of 3.3 V, the digital voltage of 1.2 V, the clock frequency of 100 MHz, and a dynamic input range of 1.6 V, this design was a 12-bit ADC with a conversion time of 480 ns, column-level power consumption of 62 μW, differential nonlinearity (DNL) of +0.6/−0.6 LSB, and integral nonlinearity (INL) of +1.2/−1.4 LSB. Furthermore, it achieved a signal-to-noise distortion ratio (SNDR) of 70.08 dB. The proposed design provided a large area array with a high frame rate, and compared with the existing advanced single-slope ADC, its conversion speed increased by more than 52%. It provides an effective solution for the implementation of high frame frequency CIS
Funder
National Natural Science Foundation of China Key research and development plan of Shaanxi province Shaanxi innovation Capability Support Project
Subject
Electrical and Electronic Engineering,Biochemistry,Instrumentation,Atomic and Molecular Physics, and Optics,Analytical Chemistry
Reference20 articles.
1. Low-power CMOS image sensor based on column-parallel single-slope/SAR quantization scheme;Tang;IEEE Trans. Electron Devices,2013 2. Okada, C., Uemura, K., Hung, L., Matsuura, K., Moue, T., Yamazaki, D., Kodama, K., Okano, M., Morikawa, T., and Yamashita, K. (2021, January 13–22). 7.6 A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC. Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 3. A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC;Kaur;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2018 4. Eki, R., Yamada, S., Ozawa, H., Kai, H., Okuike, K., Gowtham, H., Nakanishi, H., Almog, E., Livne, Y., and Yuval, G. (2021, January 13–22). 9.6 A 1/2.3inch 12.3Mpixel with on-Chip 4.97TOPS/W CNN Processor Back-Illuminated Stacked CMOS Image Sensor. Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 5. A single slope ADC with row-wise noise reduction technique for CMOS image sensor;Nie;IEEE Trans. Circuits Syst. I Regul. Pap.,2020
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|