A Study on the Sub-5 nm Nano-Step Height Reference Materials Fabricated by Atomic Layer Deposition Combined with Wet Etching

Author:

Wang Chenying,Li Lei,Jing Weixuan,Zhang Yaxin,Wang Song,Lin Qijing,Xian Dan,Mao QiORCID,Zhang Yijun,Duan Duanzhi,Liu Ming,Jiang Zhuangde

Abstract

Nano-steps, as classical nano-geometric reference materials, are very important for calibrating measurements in the semiconductor industry; therefore, controlling the height of nano-steps is critical for ensuring accurate measurements. Accordingly, in this study nano-steps with heights of 1, 2, 3 and 4 nm were fabricated with good morphology using atomic layer deposition (ALD) combined with wet etching. The roughness of the fabricated nano-steps was effectively controlled by utilizing the three-dimensional conformal ALD process. Moreover, the relationship between the surface roughness and the height was studied using a simulation-based analysis. Essentially, roughness control is crucial in fabricating nano-steps with a critical dimension of less than 5 nm. In this study, the minimum height of a nano-step that was successfully achieved by combining ALD and wet etching was 1 nm. Furthermore, the preconditions for quality assurance for a reference material and the influencing factors of the fabrication method were analyzed based on the 1 nm nano-step sample. Finally, the fabricated samples were used in time-dependent experiments to verify the optimal stability of the nano-steps as reference materials. This research is instructive to fabricate nano-geometric reference materials to within 5 nm in height, and the proposed method can be easily employed to manufacture wafer-sized step height reference materials, thus enabling its large-scale industrial application for in-line calibration in integrated circuit production lines.

Funder

the National Natural Science Foundation of China

111 Program

Publisher

MDPI AG

Subject

Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering

Reference32 articles.

1. Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17 nm NP Space;Mertens;Proceedings of the 2021 Symposium on VLSI Technology,2021

2. 3-D self-aligned stacked NMOS-on-PMOS nanoribbon transistors for continued Moore’s law scaling;Huang;Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM),2020

3. Transistors based on two-dimensional materials for future integrated circuits

4. Recent Progress of Magnetically Actuated DNA Micro/Nanorobots

5. VLSI Standards Incorporated, Step Height Standards https://www.vlsistandards.com/products/dimensional/step.asp?SID=100

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3