A Novel Source/Drain Extension Scheme with Laser-Spike Annealing for Nanosheet Field-Effect Transistors in 3D ICs
-
Published:2023-02-26
Issue:5
Volume:13
Page:868
-
ISSN:2079-4991
-
Container-title:Nanomaterials
-
language:en
-
Short-container-title:Nanomaterials
Author:
Lee Sanguk1ORCID, Jeong Jinsu1ORCID, Kang Bohyeon1, Lee Seunghwan1ORCID, Lee Junjong1, Lim Jaewan1ORCID, Hwang Hyeonjun1, Ahn Sungmin1, Baek Rockhyun1ORCID
Affiliation:
1. Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang 37673, Gyeongbuk, Republic of Korea
Abstract
This study proposed a novel source/drain (S/D) extension scheme to increase the stress in nanosheet (NS) field-effect transistors (NSFETs) and investigated the scheme by using technology-computer-aided-design simulations. In three-dimensional integrated circuits, transistors in the bottom tier were exposed to subsequent processes; therefore, selective annealing, such as laser-spike annealing (LSA), should be applied. However, the application of the LSA process to NSFETs significantly decreased the on-state current (Ion) owing to diffusionless S/D dopants. Furthermore, the barrier height below the inner spacer was not lowered even under on-state bias conditions because ultra-shallow junctions between the NS and S/D were formed far from the gate metal. However, the proposed S/D extension scheme overcame these Ion reduction issues by adding an NS-channel-etching process before S/D formation. A larger S/D volume induced a larger stress in the NS channels; thus, the stress was boosted by over 25%. Additionally, an increase in carrier concentrations in the NS channels improved Ion. Therefore, Ion increased by approximately 21.7% (37.4%) in NFETs (PFETs) compared with NSFETs without the proposed scheme. Additionally, the RC delay was improved by 2.03% (9.27%) in NFETs (PFETs) compared with NSFETs using rapid thermal annealing. Therefore, the S/D extension scheme overcame the Ion reduction issues encountered in LSA and significantly enhanced the AC/DC performance.
Funder
National Research Foundation of Korea (NRF) grant MOTIE KSRC
Subject
General Materials Science,General Chemical Engineering
Reference38 articles.
1. Ghani, T., Armstrong, M., Auth, C., Bost, M., Charvat, P., Glass, G., Hoffmann, T., Johnson, K., Kenyon, C., and Klaus, J. (2003, January 8–10). A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors. Proceedings of the IEEE International Electron Devices Meeting, Washington, DC, USA. 2. Mistry, K., Chau, R., Choi, C.-H., Ding, G., Fischer, K., Ghani, T., Grover, R., Han, W., Hanken, D., and Hattendorf, M. (2007, January 10–12). A 45 nm Logic Technology with High-K+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-Free Packaging. Proceedings of the 2007 IEEE International Electron Devices Meeting, San Francisco, CA, USA. 3. Cheng, K., Khakifirooz, A., Kulkarni, P., Ponoth, S., Kuss, J., Shahrjerdi, D., Edge, L.F., Kimball, A., Kanakasabapathy, S., and Xiu, K. (2009, January 7–9). Extremely Thin SOI (ETSOI) CMOS with Record Low Variability for Low Power System-on-Chip Applications. Proceedings of the Technical Digest—International Electron Devices Meeting (IEDM), Baltimore, MD, USA. 4. Auth, C., Allen, C., Blattner, A., Bergstrom, D., Brazier, M., Bost, M., Buehler, M., Chikarmane, V., Ghani, T., and Glassman, T. (2012, January 12–14). A 22 nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors. Proceedings of the 2012 Symposium on VLSI Technology (VLSIT), Honolulu, HI, USA. 5. Lin, C., Greene, B., Narasimha, S., Cai, J., Bryant, A., Radens, C., Narayanan, V., Linder, B., Ho, H., and Aiyar, A. (2014, January 15–17). High Performance 14 nm SOI FinFET CMOS Technology with 0.0174 μm2 Embedded DRAM and 15 Levels of Cu Metallization. . Proceedings of the International Electron Devices Meeting (IEDM), San Francisco, CA, USA.
|
|