High-Quality Recrystallization of Amorphous Silicon on Si (100) Induced via Laser Annealing at the Nanoscale
-
Published:2023-06-15
Issue:12
Volume:13
Page:1867
-
ISSN:2079-4991
-
Container-title:Nanomaterials
-
language:en
-
Short-container-title:Nanomaterials
Author:
Chen Zhuo12, Zhu Huilong1, Wang Guilei3ORCID, Wang Qi1, Xiao Zhongrui12, Zhang Yongkui1, Liu Jinbiao12, Lu Shunshun1, Du Yong1, Yu Jiahan12, Xiong Wenjuan1, Kong Zhenzhen12ORCID, Du Anyan1, Yan Zijin12, Zheng Yantong12
Affiliation:
1. Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China 2. Microelectronics Institute, University of Chinese Academy of Sciences, Beijing 100049, China 3. Process Integration, Beijing Superstring Academy of Memory Technology, Beijing 100176, China
Abstract
At sub-3 nm nodes, the scaling of lateral devices represented by a fin field-effect transistor (FinFET) and gate-all-around field effect transistors (GAAFET) faces increasing technical challenges. At the same time, the development of vertical devices in the three-dimensional direction has excellent potential for scaling. However, existing vertical devices face two technical challenges: “self-alignment of gate and channel” and “precise gate length control”. A recrystallization-based vertical C-shaped-channel nanosheet field effect transistor (RC-VCNFET) was proposed, and related process modules were developed. The vertical nanosheet with an “exposed top” structure was successfully fabricated. Moreover, through physical characterization methods such as scanning electron microscopy (SEM), atomic force microscopy (AFM), conductive atomic force microscopy (C-AFM) and transmission electron microscopy (TEM), the influencing factors of the crystal structure of the vertical nanosheet were analyzed. This lays the foundation for fabricating high-performance and low-cost RC-VCNFETs devices in the future.
Funder
National Natural Science Foundation of China Beijing Superstring Academy of Memory Technology
Subject
General Materials Science,General Chemical Engineering
Reference21 articles.
1. Review of Modern Field Effect Transistor Technologies for Scaling;Zhang;J. Phys. Conf. Ser.,2020 2. Bae, G., Bae, D.-I., Kang, M., Hwang, S.M., Kim, S.S., Seo, B., Kwon, T.Y., Lee, T.J., Moon, C., and Choi, Y.M. (2018, January 1–5). 3 nm GAA Technology Featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications. Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA. 3. A 3-Nm Gate-All-Around SRAM Featuring an Adaptive Dual-Bitline and an Adaptive Cell-Power Assist Circuit;Song;IEEE J. Solid-State Circuits,2022 4. Huang, C.-Y., Dewey, G., Mannebach, E., Phan, A., Morrow, P., Rachmady, W., Tung, I.-C., Thomas, N., Alaan, U., and Paul, R. (2020, January 12–18). 3-D Self-Aligned Stacked NMOS-on-PMOS Nanoribbon Transistors for Continued Moore’s Law Scaling. Proceedings of the 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA. 5. Liu, M. (2021, January 13–22). 1.1 Unleashing the Future of Innovation. Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.
|
|