Abstract
Bose–Chaudhuri–Hocquenghem (BCH) codes are broadly used to correct errors in flash memory systems and digital communications. These codes are cyclic block codes and have their arithmetic fixed over the splitting field of their generator polynomial. There are many solutions proposed using CPUs, hardware, and Graphical Processing Units (GPUs) for the BCH decoders. The performance of these BCH decoders is of ultimate importance for systems involving flash memory. However, it is essential to have a flexible solution to correct multiple bit errors over the different finite fields (GF(2 m )). In this paper, we propose a pragmatic approach to decode BCH codes over the different finite fields using hardware circuits and GPUs in tandem. We propose to employ hardware design for a modified syndrome generator and GPUs for a key-equation solver and an error corrector. Using the above partition, we have shown the ability to support multiple bit errors across different BCH block codes without compromising on the performance. Furthermore, the proposed method to generate modified syndrome has zero latency for scenarios where there are no errors. When there is an error detected, the GPUs are deployed to correct the errors using the iBM and Chien search algorithm. The results have shown that using the modified syndrome approach, we can support different multiple finite fields with high throughput.
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. BCH Implementation on Zynq-7 platform for NANDFLASH;2023 IEEE 15th International Conference on Advanced Infocomm Technology (ICAIT);2023-10-13
2. Performance Analysis of Berlekamp–Massey-Based KES Block for 3-Byte RS Decoder;Lecture Notes in Electrical Engineering;2022
3. Integer Codes Correcting Single Errors within Two Bytes;Journal of Circuits, Systems and Computers;2021-05-14
4. SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021-01
5. Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2020-08