Affiliation:
1. School of Artificial Intelligence, Xidian University, Xi’an 710126, China
2. Hangzhou Research Institute of Technology, Xidian University, Hangzhou 311231, China
Abstract
This paper presents a machine learning-based figure of merit model for superjunction (SJ) U-MOSFET (SSJ-UMOS) with a modulated drift region utilizing semi-insulating poly-crystalline silicon (SIPOS) pillars. This SJ drift region modulation is achieved through SIPOS pillars beneath the trench gate, focusing on optimizing the tradeoff between breakdown voltage (BV) and specific ON-resistance (RON,sp). This analytical model considers the effects of electric field modulation, charge-coupling, and majority carrier accumulation due to additional SIPOS pillars. Gaussian process regression is employed for the figure of merit (FOM = BV2/RON,sp) prediction and hyperparameter optimization, ensuring a reasonable and accurate model. A methodology is devised to determine the optimal BV-RON,sp tradeoff, surpassing the SJ silicon limit. The paper also delves into a discussion of optimal structural parameters for drift region, oxide thickness, and electric field modulation coefficients within the analytical model. The validity of the proposed model is robustly confirmed through comprehensive verification against TCAD simulation results.
Funder
National Natural Science Foundation of China
Fundamental Research Funds for the Central Universities
Proof of Concept Foundation of Xidian University Hangzhou Institute of Technology
Shaanxi Higher Education Teaching Reform Research Project
China Postdoctoral Science Foundation
Reference25 articles.
1. Superjunction power devices, history, development, and future prospects;Udrea;IEEE Trans. Electron Devices,2017
2. Novel accumulation mode superjunction device with extended superjunction gate;Wu;IEEE Trans. Electron Devices,2022
3. Accumulation-mode device: New power MOSFET breaking superjunction silicon limit by simulation study;Duan;IEEE Trans. Electron Devices,2020
4. Saito, W. (2018, January 13–17). Breakthrough of drain current capability and on-resistance limits by gate-connected superjunction MOSFET. Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA.
5. The trench power MOSFET: Part I—History, technology, and prospects;Williams;IEEE Trans. Electron Devices,2017