Winner-Take-All and Loser-Take-All Circuits: Architectures, Applications and Analytical Comparison-Reference-Cited by-同舟云学术

Winner-Take-All and Loser-Take-All Circuits: Architectures, Applications and Analytical Comparison

Published:2023-11-08 Issue:4 Volume:2 Page:262-278
ISSN:2674-0729
Container-title:Chips
language:en
Short-container-title:Chips

Author:

Rahiminejad Ehsan¹,Aminzadeh Hamed²^ORCID

Affiliation:

1. Department of Electrical Engineering, Quechan University of Technology, Quchan 94771-77870, Iran

2. Department of Electrical Engineering, Payame Noor University (PNU), Tehran 19395-4697, Iran

Abstract

Different winner-take-all (WTA) and loser-take-all (LTA) circuits are studied, and their operations are analyzed in this review. The exclusive operation of the current conveyor, binary tree, and time-domain WTA/LTA architectures, as the most important architectures reported in the literature, are compared from the perspectives of power consumption, speed, and precision.

Publisher

MDPI AG

Link

https://www.mdpi.com/2674-0729/2/4/16/pdf

Reference49 articles.

1. Lazzaro, J., Ryckebusch, S., Mahowald, M.A., and Mead, C.A. (1988). Winner-Take-All Networks of O(N) Complexity, Defense Technical Information Center.

2. Fuzzy multiple-input maximum and minimum circuits in current mode and their analyses using bounded-difference equations;Sasaki;IEEE Trans. Comput.,1990

3. A high-precision VLSI winner-take-all circuit for self-organizing neural networks;Choi;IEEE J. Solid-State Circuits,1993

4. Tuttle, G.T., Fallahi, S., and Abidi, A.A. (1993, January 24–26). An 8 b CMOS vector A/D converter. Proceedings of the 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA.

5. A neural-network contention controller for packet switching networks;IEEE Trans. Neural Netw.,1995