Input Voltage-Level Driven Split-Input Inverter Level Shifter for Nanoscale Applications

Author:

Gundala Srinivasulu1ORCID,Basha Mohammed Mahaboob2ORCID,Madhurima Virupakshi3ORCID,Stan Ovidiu Petru4ORCID

Affiliation:

1. Department of Electronics and Communication Engineering, Lakireddy Bali Reddy College of Engineering, NTR District, Mylavaram 521230, Andhra Pradesh, India

2. Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology (Autonomous), Hyderabad 501301, Telangana, India

3. Department of Electronics and Communication Engineering, SV College of Engineering (Autonomous), Tirupati 517520, Andhra Pradesh, India

4. Faculty of Automation and Computer Science, Technical University of Cluj Napoca, 400114 Cluj-Napoca, Romania

Abstract

A level shifter (LS) appears to be highly efficient and effective in solving voltage contentions between deep sub-threshold and core voltage levels. An input voltage-level driven split-input inverter that can create common unconnected PMOS and NMOS transistors for the input inverter is proposed, which is powered and used at the input stage to achieve maximum conversion efficiency. Layout and simulation results across different corners have demonstrated that the proposed LS is highly useful for cutting-edge nanoscale applications. It can up-convert voltage from 0.2 V to 1.2 V and down-convert from 1.2 V to 0.2 V @ 1 MHz input pulse, with a level-up or level-down mean switching delay of 1.3 ns, and a power of 9.5 nW. Moreover, the LS occupies an area of 8 μm2, which is a reasonably compact size compared to the typical LS designs. Overall, the proposed voltage LS design is an efficient and effective solution that could have an ample range of applications in IoT and biomedical, wireless sensor networks.

Funder

PDI-PFE-CDI 2021

Publisher

MDPI AG

Reference23 articles.

1. System-on-chip: Reuse and integration;Saleh;Proc. IEEE,2006

2. Fast and wide range voltage conversion in multisupply voltage designs;Lanuzza;IEEE Trans. Very Large Scale Integr. Syst.,2015

3. A 65-nm 25.1-ns 30.7-fJ robust subthreshold level shifter with wide conversion range;Zhao;IEEE Trans. Circuits Syst. II Express Briefs,2015

4. An ultralow-voltage energy-efficient level shifter;Lanuzza;IEEE Trans. Circuits Syst. II Express Briefs,2017

5. Mocan, B., Osan, C., Fulea, M., Chis, I.A., Timoftei, S., and Sarb, A. (2016, January 25–30). An Integrated Model for Solving Cell Formation Problem and Robot Scheduling using Timed Petri Nets. Proceedings of the 2016 International Conference on Production Research—Africa, Europe and the Middle East and 4th International Conference on Quality and Innovation in Engineering and Management, Cluj-Napoca, Romania.

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Implementation of Full Adder Cells for Ultra Low Power Energy Efficient Computing Applications;2024 2nd International Conference on Sustainable Computing and Smart Systems (ICSCSS);2024-07-10

2. Full-Swing Nanosecond Delay Hybrid Level Shifter for Time-Critical Applications;Electronics;2024-06-30

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3