1. Emerging Developments in CMP for Semiconductor Planarization;Fury;Solid State Technol.,1995
2. The Physical and Electrical Effects of Metal-Fill Patterning Practices for Oxide Chemical-Mechanical Polishing Processes;Stine;IEEE Trans. Electron Devices,1998
3. Lee, K.H., Park, J.K., Yoon, Y.N., Jung, D.H., Shin, J.P., Park, Y.K., and Kong, J.T. (2001, January 2–5). Analyzing the Effects of Floating Dummy-Fills: From Feature Scale Analysis to Full-Chip RC Extraction. Proceedings of the Technical Digest—International Electron Devices Meeting, Washington, DC, USA.
4. Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion;Kim;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2009
5. On-Chip Inductor above Dummy Metal Patterns;Hsu;Solid-State Electron.,2008