Abstract
This article presents CHiPReP, a C compiler for the HiPReP processor, which is a high-performance Coarse-Grained Reconfigurable Array employing Floating-Point Units. CHiPReP is an extension of the LLVM and CCF compiler frameworks. Its main contributions are (i) a Splitting Algorithm for Data Dependence Graphs, which distributes the computations of a C loop to Address-Generator Units and Processing Elements; (ii) a novel instruction clustering and scheduling heuristic; and (iii) an integrated placement, pipeline balancing and routing optimization method based on Simulated Annealing. The compiler was verified and analyzed using a cycle-accurate HiPReP simulation model.
Funder
Deutsche Forschungsgemeinschaft
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference42 articles.
1. A Survey of Existing Fine-Grain Reconfigurable Architectures and CAD tools;Tatas,2007
2. A Survey of Coarse-Grain Reconfigurable Architectures and CAD Tools;Theodoridis,2007
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Automatic Compilation of CNN on Reconfigurable Array Processor Based on Scalable Instruction Group Library;IEEE Access;2023
2. Elastic Multi-Context CGRAs;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05
3. An Analysis of Mapping Polybench Kernels to HPC CGRAs;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05
4. An Architecture- Independent CGRA Compiler enabling OpenMP Applications;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05