Abstract
A Mueller-Muller Phase Detector (MM PD) technology based on duo-binary four-level pulse amplitude modulation (DB PAM-4) with low complexity and high phase-detection density is presented. The proposed low complexity includes low phase-detection complexity and low space complexity of data processing. The waveform sifting technology simplifies 175 specific waveform changes into five fuzzy waveform change trends, reducing the complexity of subsequent phase detection. By making the data sample before the waveform sifting, the data bit width is reduced from 8 bit to 3 bit, which realizes data dimensionality reduction, greatly reduces the scale of subsequent auxiliary data, reduces the number of basic devices by 13.7%, and reduces the spatial complexity of data processing. The coherent coding of DB PAM-4 combined with waveform sifting increases the phase-detection density from 50% to 65% and improves both phase-detection density and phase-detection gain by 30%, and improves the jitter tolerance. Through the simulation of the clock and data recovery (CDR) model built by Cadence, the fast locking capability of CDR is verified.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference16 articles.
1. 112 Gbps High-speed SerDes Transmitter Based on Duo-Binary Pam4 Encoding;Tang;Proceedings of the 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM),2021
2. Single-lane 180 Gb/s SSB-duobinary-PAM-4 signal transmission over 13 km SSMF;Qiang;Proceedings of the Optical Fiber Communication Conference,2017
3. Dual-SSB Modified Duobinary PAM4 Signal Transmission in a Direct Detection System without using Guard Band;Li;Proceedings of the 2020 Optical Fiber Communications Conference and Exhibition (OFC),2020
4. 100 Gb/s/$\lambda$ Duo-Binary PAM-4 Transmission Using 25G Components Achieving 50 km Reach
5. A second-order semi-digital clock recovery circuit based on injection locking;Lee;Proceedings of the 2003 IEEE International Solid-State Circuits Conference,2003