Design and Implementation of an Efficient Hardware Coprocessor IP Core for Multi-axis Servo Control Based on Universal SoC
-
Published:2023-01-15
Issue:2
Volume:12
Page:452
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Xin Jitong,Cha Meiyi,Shi Luojia,Jiang Xiaoliang,Long Chunyu,Lin Qichun,Li Hairong,Wang Fangcong,Wang Peng
Abstract
The multi-axis servo control system has been extensively used in industrial control. However, the applications of traditional MCU and DSP chips in high-performance multi-axis servo control systems are becoming increasingly difficult due to their lack of computing power. Although FPGA chips can meet the computing power requirements of high-performance multi-axis servo control systems, their versatility is insufficient, and the chip is too costly for large-scale use. Therefore, when designing the universal SoC, it is better to directly embed the coprocessor IP core dedicated to accelerating the multi-motor vector control current loop operation into the universal SoC. In this study, a coprocessor IP core that can be flexibly embedded in a universal SoC was designed. The IP core based on time division multiplexing (TDM) technology could accelerate the multi-motor vector control current loop operation according to the hardware–software coordination scheme proposed in this study. The IP was first integrated into a universal SoC to verify its performance, and then the FPGA prototype verification for the SoC was performed under three-axis servo control systems. Secondly, the ASIC implementation of the IP was also conducted based on the CSMC 90 nm process library. The experimental results revealed that the IP had a small area and low power consumption and was suitable for application in universal SoC. Therefore, the cheap and low-power single universal SoC with the coprocessor IP can be suitable for multi-axis servo control.
Funder
Industry University Research Innovation Fund of the Ministry of Education of China
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference33 articles.
1. Mishra, I., Tripathi, R.N., and Hanamoto, T. (2020). Synchronization and Sampling Time Analysis of Feedback Loop for FPGA-Based PMSM Drive System. Electronics, 9. 2. Mishra, I., Tripathi, R., Singh, V., and Hanamoto, T. (2021). Step-by-Step Development and Implementation of FS-MPC for a FPGA-Based PMSM Drive System. Electronics, 10. 3. Optimized FPGA design, verification and implementation of a neuro-fuzzy controller for PMSM drives;Chou;Math. Comput. Simul.,2013 4. Banjanovic-Mehmedovic, L., Mujkic, A., Babic, N., and Secic, J. (2019). International Conference “New Technologies, Development and Applications”, Springer. 5. Park, J.-H., Lim, H.-S., Lee, G.-H., and Lee, H.-H. (2022). A Study on the Optimal Control of Voltage Utilization for Improving the Efficiency of PMSM. Electronics, 11.
|
|