A Three-Step Tapered Bit Period SAR ADC Using Area-Efficient Clock Generation

Author:

Kang Hyein1ORCID,Lee Sewon1ORCID,Lee Minjae1ORCID

Affiliation:

1. School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology, Gwangju 61005, Republic of Korea

Abstract

A three-step tapered bit period asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) is proposed to reduce the total DAC settling time by 47.7% compared to the non-tapered conversion time with less design overhead. Unlike conventional approaches, the SAR settling time analysis with both reference buffer output impedance and hardware overhead is first analyzed in each conversion step, which demonstrates that the three-step tapered bit period approach is the most time- and hardware efficient in our design. Additionally, area-efficient three-step clock generation is proposed by sharing resistors for delay generation, resulting in a small area increase of only 20.4% compared to the non-tapered clock generation. As a result, the proposed technique is used to reduce the reference buffer’s power and increase the sampling frequency. The maximum allowed output impedance of the reference buffer for SFDR > 92 dB becomes larger than that of the non-tapered design by 200 Ω, translated to a sampling frequency increase from 6 MHz to 8 MHz in our design. The proposed three-step tapered bit period using an area-efficient clock generator was designed in a 55 nm CMOS process. The clock generator occupies 0.00081 mm2 out of 1143 μm × 81 μm overall size. The power consumption of the 8 MS/s 12-bit SAR ADC with proposed clock generation is 128.91 μW when under 1 V supply.

Funder

IC Design Education Center (IDEC), Korea

Publisher

MDPI AG

Subject

Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering

Reference24 articles.

1. Pietri, S., Olmos, A., Berens, M., Boas, A.V., and Goes, M. (2009, January 1–2). A fully integrated touch screen controller based on 12b 825kS/s SAR ADC. Proceedings of the Argentine School of Micro-Nanoelectronics, Technology and Applications, Bariloche, Argentina.

2. Fan, H., Heidari, H., Maloberti, F., Li, D., Hu, D., and Cen, Y. (2017, January 28–31). High resolution and linearity enhanced SAR ADC for wearable sensing systems. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA.

3. Liew, W.S., Yao, L., and Lian, Y. (December, January 30). A moving binary search SAR-ADC for low power biomedical data acquisition system. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Macao, China.

4. Pang, W.Y., Wang, C.S., Chang, Y.K., Chou, N.K., and Wang, C.K. (2009, January 16–18). A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Taipei, Taiwan.

5. Chang, Y.K., Wang, C.S., and Wang, C.K. (2007, January 12–14). A 8-bit 500-KS/s low power SAR ADC for bio-medical applications. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Jeju, Republic of Korea.

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3