A Three-Step Tapered Bit Period SAR ADC Using Area-Efficient Clock Generation
-
Published:2023-04-14
Issue:8
Volume:12
Page:1863
-
ISSN:2079-9292
-
Container-title:Electronics
-
language:en
-
Short-container-title:Electronics
Author:
Kang Hyein1ORCID, Lee Sewon1ORCID, Lee Minjae1ORCID
Affiliation:
1. School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology, Gwangju 61005, Republic of Korea
Abstract
A three-step tapered bit period asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) is proposed to reduce the total DAC settling time by 47.7% compared to the non-tapered conversion time with less design overhead. Unlike conventional approaches, the SAR settling time analysis with both reference buffer output impedance and hardware overhead is first analyzed in each conversion step, which demonstrates that the three-step tapered bit period approach is the most time- and hardware efficient in our design. Additionally, area-efficient three-step clock generation is proposed by sharing resistors for delay generation, resulting in a small area increase of only 20.4% compared to the non-tapered clock generation. As a result, the proposed technique is used to reduce the reference buffer’s power and increase the sampling frequency. The maximum allowed output impedance of the reference buffer for SFDR > 92 dB becomes larger than that of the non-tapered design by 200 Ω, translated to a sampling frequency increase from 6 MHz to 8 MHz in our design. The proposed three-step tapered bit period using an area-efficient clock generator was designed in a 55 nm CMOS process. The clock generator occupies 0.00081 mm2 out of 1143 μm × 81 μm overall size. The power consumption of the 8 MS/s 12-bit SAR ADC with proposed clock generation is 128.91 μW when under 1 V supply.
Funder
IC Design Education Center (IDEC), Korea
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference24 articles.
1. Pietri, S., Olmos, A., Berens, M., Boas, A.V., and Goes, M. (2009, January 1–2). A fully integrated touch screen controller based on 12b 825kS/s SAR ADC. Proceedings of the Argentine School of Micro-Nanoelectronics, Technology and Applications, Bariloche, Argentina. 2. Fan, H., Heidari, H., Maloberti, F., Li, D., Hu, D., and Cen, Y. (2017, January 28–31). High resolution and linearity enhanced SAR ADC for wearable sensing systems. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, USA. 3. Liew, W.S., Yao, L., and Lian, Y. (December, January 30). A moving binary search SAR-ADC for low power biomedical data acquisition system. Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Macao, China. 4. Pang, W.Y., Wang, C.S., Chang, Y.K., Chou, N.K., and Wang, C.K. (2009, January 16–18). A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Taipei, Taiwan. 5. Chang, Y.K., Wang, C.S., and Wang, C.K. (2007, January 12–14). A 8-bit 500-KS/s low power SAR ADC for bio-medical applications. Proceedings of the IEEE Asian Solid-State Circuits Conference (A-SSCC), Jeju, Republic of Korea.
|
|