Affiliation:
1. Department of Electronic Engineering, Seoul National University of Science and Technology, Seoul 01811, Republic of Korea
Abstract
Stochastic computing requires random number generators to generate stochastic sequences that represent probability values. In the case of an 8-bit operation, a 256-bit length of a stochastic sequence is required, which results in latency issues. In this paper, a stochastic computing architecture is proposed to address the latency issue by employing parallel linear feedback shift registers (LFSRs). The proposed architecture reduces the latency in the stochastic sequence generation process without losing accuracy. In addition, the proposed architecture achieves area efficiency by reducing 69% of flip-flops and 70.4% of LUTs compared to architecture employing shared LFSRs, and 74% of flip-flops and 58% of LUTs compared to the architecture applying multiple LFSRs with the same computational time.
Funder
Ministry of Science and ICT, Korea
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference34 articles.
1. Introduction to Dynamic Stochastic Computing;Liu;IEEE Circuits Syst. Mag.,2020
2. Joe, H., and Kim, Y. (2019). Novel Stochastic Computing for Energy-Efficient Image Processors. Electronics, 8.
3. Modeling a Stochastic Computing Nonscaling Adder and its Application in Image Sharpening;Temenos;IEEE Trans. Circuits Syst. II Express Briefs,2022
4. Yan, S., Zhang, Y., Tao, S., Li, X., and Sun, J. (2019, January 14–17). A Stochastic Virtual Machine Placement Algorithm for Energy-Efficient Cyber-Physical Cloud Systems. Proceedings of the 2019 International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData), Atlanta, GA, USA.
5. Ismail, A.A., Shaheen, Z.A., Rashad, O., Salama, K.N., and Mostafa, H. (2018, January 16–19). A Low Power Hardware Implementation of Izhikevich Neuron using Stochastic Computing. Proceedings of the 2018 30th International Conference on Microelectronics (ICM), Sousse, Tunisia.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献