Abstract
We present a high-power conversion efficiency (PCE) on-chip switched-capacitor (SC) DC–DC step-up converter for a fully implantable neural interface operating with less than a few tens µW from energy harvesting. To improve the PCE in such light loads and wide variations of voltage-conversion ratio (VCR), which is a typical scenario for ultra-low-power fully implantable systems depending on energy harvesting, a phase-reduced soft-charging technique has been implemented in a step-up converter, thereby achieving very low VCR-sensitive PCE variation compared with other state-of-the-art works. The proposed DC–DC converter has been fabricated in a standard 180 nm CMOS 1P6M process. It exhibits high PCE (~80%) for wide input and output ranges from 0.5 V to 1.2 V and from 1.2 V to 1.8 V, respectively, with switching frequencies of 0.3–2 MHz, achieving a peak efficiency of 82.6% at 54 µW loads.
Funder
Pusan National University
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference36 articles.
1. A low-power low-noise CMOS amplifier for neural recording applications;Harrison;IEEE J. Solid-State Circuits,2003
2. A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System;Harrison;IEEE J. Solid-State Circuits,2006
3. Holleman, J., Zhang, F., and Otis, B. Ultra Low-Power Integrated Circuit Design for Wireless Neural Interfaces, 2011.
4. A Bidirectional Neural Interface Circuit with Active Stimulation Artifact Cancellation and Cross-Channel Common-Mode Noise Suppression;Mendrela;IEEE J. Solid-State Circuits,2016
5. Modular 128-channel Δ-ΔƩ analog front-end architecture using spectrum equalization scheme for 1024-Channel 3-D neural recording microsystems;Park;IEEE J. Solid-State Circuits,2017
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献