Abstract
For the iterative development of the chip, ensuring that the simulation is completed in the shortest time is critical. To meet this demand, the common practice is to reduce simulation time by providing more computing resources. However, this acceleration method has an upper limit. After reaching the upper limit, providing more CPUs can no longer shorten the simulation time, but will instead waste a lot of computing resources. Unfortunately, the recommended values of the existing commercial tools are often higher than this upper limit. To better match this limit, a machine learning optimization algorithm trained with a custom loss function is proposed. Experimental results demonstrate that the proposed algorithm is superior to commercial tools in terms of both accuracy and stability. In addition, the simulations using the resources predicted by the proposed model maintain the same simulation completion time while reducing core hour consumption by approximately 30%.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference25 articles.
1. Amdahl, G.M. (1967, January 18–20). Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities. Proceedings of the Spring Joint Computer Conference on—AFIPS ’67 (Spring), Atlantic City, NJ, USA.
2. Albers, R., Suijs, E., and de With, P.H.N. (2009, January 23–29). Triple-C: Resource-Usage Prediction for Semi-Automatic Parallelization of Groups of Dynamic Image-Processing Tasks. Proceedings of the 2009 IEEE International Symposium on Parallel Distributed Processing, Rome, Italy.
3. (2022, December 09). Spectre X Simulator. Available online: https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-simulation/spectre-x-simulator.html.
4. (2022, December 09). Spectre Accelerated Parallel Simulator. Available online: https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/library-characterization/spectre-accelerated-parallel-simulator.html.
5. (2022, December 09). Cadence Virtuoso Platform Provides 10x Improvement in Verification Time for VIS. Available online: https://www.cadence.com/en_US/home/company/newsroom/press-releases/pr/2006/cadencevirtuosoplatformprovides10ximprovementinverificationtimeforvis.html.