Noise Reduction of Atomic Force Microscopy Measurement Data for Fitting Verification of Chemical Mechanical Planarization Model

Author:

Ren Bowen1ORCID,Chen Lan2ORCID,Chen Rong2ORCID,Ji Ruian2,Wang Yali2

Affiliation:

1. The EDA Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

2. The School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China

Abstract

In advanced integrated circuit manufacturing processes, the quality of chemical mechanical flattening is a key factor affecting chip performance and yield. Therefore, it has become increasingly important to develop an accurate predictive model for the chip surface topography after chemical mechanical flattening. In the modeling process, the noise problem of atomic force microscopy measurement data is relatively serious. To solve this problem, the noise characteristics of atomic force microscope measurement data for chip surface topography in this field are studied and discussed in this paper. It is found that the noise present in such problems is mainly triggered by the vibration and tilt of the probe. Two types of noise, low-frequency and high-frequency, are presented in the time domain. In order to solve the noise problem in this modeling data, this paper analyzes the spectral characteristics of the measurement data using Fourier transform, and a wavelet-Fourier transform composite noise reduction process is proposed. The algorithm is applied to the noise reduction of the chip surface data of 32 nm copper interconnect process. The noise reduction results were compared with scanning electron microscope photographs to verify the effectiveness of the noise reduction.

Funder

Foundation for Research on intelligent EDA tool

Publisher

MDPI AG

Subject

Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering

Reference33 articles.

1. Xie, X. (2007). Physical Understanding and Modeling of Chemical Mechanical Planarization in Dielectric Materials. [Ph.D. Thesis, Massachusetts Institute of Technology].

2. Park, T.H. (2002). Characterization and Modeling of Pattern Dependencies in Copper Interconnects for Integrated Circuits. [Ph.D. Thesis, Massachusetts Institute of Technology].

3. Tugbawa, T.E., Park, T.H., and Boning, D.S. (2002, January 5). Integrated chip-scale simulation of pattern dependencies in copper electroplating and copper chemical mechanical polishing processes. Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519), Burlingame, CA, USA.

4. Density Optimization for Analog Layout Based on Transistor-Array;Geng;IEICE Trans. Fundam. Electron. Commun. Comput. Sci.,2019

5. Ghulghazaryan, R., Wilson, J., and Abouzeid, A. (October, January 30). FEOL CMP modeling: Progress and challenges. Proceedings of the 2015 International Conference on Planarization/CMP Technology, Chandler, AZ, USA.

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3