Affiliation:
1. Adveos Microelectronic Systems, 15451 Athens, Greece
2. Department of Electrical and Computer Engineering, University of Peloponnese, 26334 Patras, Greece
Abstract
A new voltage-controlled oscillator (VCO) topology for serializer–deserializer (SerDes) applications is proposed in this paper. The topology is suitable for SATA, PCI Express, and USB 3 protocols. The VCO is based on two-ring oscillator cores and operates in several frequency bands, as required by the corresponding protocol specifications, with a constant VCO gain and improved linear control over the frequency tuning. Additionally, it is supported by an automatic digital compensation mechanism for process variations. The VCO has been designed to cover the several speeds of the SATA and PCI Express protocols, with optimized performance in all of them, including the current consumption, the phase noise, and the frequency tuning in each case. Designed in a CMOS 22 nm technology node with a 0.8 V supply voltage, it can achieve, at 3 GHz frequency, a phase noise better than −90 dBc/Hz at 1 MHz offset and an average power consumption equal to 3.84 mW. Extended digital control can set optimized configurations for phase noise, current consumption, and VCO gain vs. process variations. Extensive post-layout simulation results verify the superior performance.
Reference17 articles.
1. Razavi, B. (2012). RF Microelectronics, Pearson. [2nd ed.]. Prentice Hall Communications Engineering and Emerging Technologies.
2. Razavi, B. (2020). Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level, Cambridge University Press.
3. CMOS Differential Ring Oscillators: Review of the Performance of CMOS ROs in Communication Systems;Jalil;IEEE Microw. Mag.,2013
4. Yeo, H.Y., and Jeong, H.E. (2008, January 24–25). An accurate analysis of a VCO voltage regulator. Proceedings of the 2008 International SoC Design Conference, Busan, Republic of Korea.
5. Vlachogiannakis, G., Basetas, C., Tsirimokou, G., Vassou, C., Vastarouchas, K., Georgiadou, A., Sotiriou, I., Korfiati, T., and Sgourenas, S. (2019, January 23–26). A Self-Calibrated Fractional-N PLL for WiFi 6/802.11ax in 28 nm FDSOI CMOS. Proceedings of the ESSCIRC 2019—IEEE 45th European Solid State Circuits Conference (ESSCIRC), Cracow, Poland.