Affiliation:
1. Departament d’Enginyeria Electrònica, Universitat Politècnica de Catalunya, 08028 Barcelona, Spain
2. Institut de Microelectrònica de Barcelona, Centre Nacional de Microelectrònica, Consejo Superior de Investigaciones Científicas, 08193 Bellaterra, Spain
Abstract
Neuromorphic computing offers a promising solution to overcome the von Neumann bottleneck, where the separation between the memory and the processor poses increasing limitations of latency and power consumption. For this purpose, a device with analog switching for weight update is necessary to implement neuromorphic applications. In the diversity of emerging devices postulated as synaptic elements in neural networks, RRAM emerges as a standout candidate for its ability to tune its resistance. The learning accuracy of a neural network is directly related to the linearity and symmetry of the weight update behavior of the synaptic element. However, it is challenging to obtain such a linear and symmetrical behavior with RRAM devices. Thus, extensive research is currently devoted at different levels, from material to device engineering, to improve the linearity and symmetry of the conductance update of RRAM devices. In this work, the experimental results based on different programming pulse conditions of RRAM devices are presented, considering both voltage and current pulses. Their suitability for application as analog RRAM-based synaptic devices for neuromorphic computing is analyzed by computing an asymmetric nonlinearity factor.
Funder
Ministerio de Ciencia e Innovación
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference41 articles.
1. Large-scale neuromorphic computing systems;Furber;J. Neural Eng.,2016
2. Artificial neural networks in hardware: A survey of two decades of progress;Misra;Neurocomputing,2010
3. Yu, S., Li, Z., Chen, P.-Y., Wu, H., Gao, B., Wang, D., Wu, W., and Qian, H. (2016, January 3–7). Binary neural network with 16 Mb RRAM macro chip for classification and online training. Proceedings of the 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA.
4. Neuromorphic computing using non-volatile memory;Burr;Adv. Phys. X,2016
5. A low-dimensional hybrid p-i-n heterojunction neuromorphic transistor with ultra-high UV sensitivity and immediate switchable plasticity;Ni;Appl. Mater. Today,2021