Affiliation:
1. Renesas Electronics Corporation, Kodaira 187-8588, Japan
Abstract
In the automotive industry, system-on-chips are crucial for managing weak radio waves from space, known as satellite signals. Integer-N phase-locked loops have played a vital role in the operation of system-on-chips in recent history. Their clock frequencies are carefully designed to prevent electromagnetic interference. However, as global navigation satellite system becomes more prevalent, integer-N phase-locked loops face new challenges in generating clocks within the shrinking frequency bands due to large frequency steps determined using a reference clock. To address it, replacing integer-N phase-locked loops with fractional-N phase-locked loops is required. This topic has not been discussed extensively, but it is a practical issue that requires consideration due to its potential impact on development costs. This is why we developed an attachable fractional divider. Our developed divider can efficiently transform integer-N phase-locked loops into fractional-N phase-locked loops, achieving low jitter degradation of 0.35 psrms and a low fractional spur of −69.3 dBc. Thanks to its attachable design, it expedites time-to-market. Regarding mass production, ensuring immunity to process, voltage, and temperature variations is a significant concern. We introduce the circuit techniques employed in the developed fractional divider for immunity to process, voltage, and temperature variations. Subsequently, we provide a comprehensive set of measurement results. The frequency differences over process variations in fractional-N mode is 6.14 ppm. Power supply and temperature dependances are extremely small in spread-spectrum clocking mode. This article illustrates that the developed fractional divider enhances both time-to-market and product reliance.
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference24 articles.
1. Michel, J.-Y., and Neron, C. (1999, January 18). A frequency modulated PLL for EMI reduction in embedded application. Proceedings of the IEEE International ASIC/SOC Conference, Washington, DC, USA.
2. Shen, Z., Li, H., Jiang, H., Zhang, Z., Liu, J., and Liao, H. (2019, January 4–6). A 12-GHz All-Digital Calibration-Free FMCW Signal Generator Based on a Retiming Fractional Frequency Divider. Proceedings of the Asian Solid-State Circuits Conference (A-SSCC), Macau, Macao.
3. A Fast Locking 5.8–7.2-GHz Fractional-N Synthesizer with Sub-2-us Settling in 22-nm FDSOI;Prinzie;IEEE Solid State Circuit Lett.,2020
4. A 529-μW Fractional-N All-Digital PLL Using TDC Gain Auto-Calibration and an Inverse-Class-F DCO in 65-nm CMOS;Chen;IEEE Trans. Circuits Syst. I Reg. Pap.,2022
5. A Wideband 3.6 GHz Digital ∆∑ Fractional-N PLL with Phase Interpolation Divider and Digital Spur Cancellation;Zanuso;IEEE J. Solid State Circuits,2011