Affiliation:
1. Department of Electronic Engineering, Hanyang University, Seoul 04763, Republic of Korea
Abstract
This paper presents a first-order noise-shaping (NS) successive approximation register (SAR) analog-to-digital converter (ADC) with a process, (supply) voltage, and temperature (PVT)-insensitive closed-loop integrator and data-weighted averaging (DWA). The use of a cascode floating inverter amplifier (FIA)-type dynamic amplifier with high gain enables an aggressive noise transfer function while minimizing the power consumption associated with the use of an active filter. In the proposed ADC, the residue is generated by a capacitive digital-to-analog converter (CDAC) employing DWA, which is made possible by employing a second CDAC, which operates after the SAR operation is completed. The proposed ADC is designed with a 28 nm CMOS process with 1 V power supply. The simulation results show that the ADC achieves the SNDR of 71.2 dB and power consumption of 228 μW when operated with a sampling rate of 80 MS/s and oversampling ratio (OSR) of 10. The Schreier figure-of-merit (FoM) is 173.6 dB, and Walden FoM is 9.6 fJ/conversion-step.
Funder
Korea Institute for Advancement of Technology
National Research Foundation of Korea
Reference26 articles.
1. All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques—Part 1;McCreary;IEEE J. Solid-State Circuits,1975
2. 500-MS/s 5-bit ADC 65-nm CMOS With Split Capacitor Array DAC;Ginsburg;IEEE J. Solid-State Circuits,2007
3. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure;Liu;IEEE J. Solid-State Circuits,2007
4. Input Referred Comparator Noise in SAR ADCs;Luo;IEEE Trans. Circuits Syst. II Express Briefs,2019
5. A 1.8-V Digital-Audio Sigma-Delta Modulator in 0.8-μm CMOS;Rabii;IEEE J. Solid-State Circuits,1997