Design and Test of Offset Quadrature Phase-Shift Keying Modulator with GF180MCU Open Source Process Design Kit-Reference-Cited by-同舟云学术

Design and Test of Offset Quadrature Phase-Shift Keying Modulator with GF180MCU Open Source Process Design Kit

Published:2024-04-28 Issue:9 Volume:13 Page:1705
ISSN:2079-9292
Container-title:Electronics
language:en
Short-container-title:Electronics

Author:

Mascorro-Guardado Emma¹^ORCID,Ortega-Cisneros Susana¹^ORCID,Baungarten-Leon Emilio Isaac¹²^ORCID,Luna-Rodriguez Luis A.¹^ORCID,Jaramillo-Toral Uriel¹^ORCID,Hernández-Aramburo Manuel¹,Murillo-García Emanuel¹

Affiliation:

1. Centro de Investigación y de Estudios Avanzados (CINVESTAV) del Instituto Politécnico Nacional (IPN), Department of Electrical Engineering, Guadalajara 45017, Mexico

2. Universidad Autónoma de Guadalajara, Diseño Ciencia y Tecnologia, Ciudad Universitaria, Zapopan 45129, Mexico

Abstract

This article explores the evolution of integrated circuits (ICs), highlighting the fundamental role of open source Electronic Design Automation (EDA) tools in their development. It describes the IC’s design flow, differentiating between Front-end and Back-end design stages, and details the process of implementing the digital stage in offset quadrature phase-shift keying (OQPSK) modulation in an IC, including its hardware description language (HDL), the implementation test in the field-programmable gate array (FPGA), and the physical layout using the first manufactured open source process design kits (PDKs) in Global Foundries’ 180 nm, as well as the use of OpenLane and Caravel. To conclude, the results of the physical tests obtained from the digital modulation are presented, as well as the performance of the raised cosine shaping filter.

Publisher

MDPI AG

Link

https://www.mdpi.com/2079-9292/13/9/1705/pdf

Reference30 articles.

1. Lojek, B. (2007). History of Semiconductor Engineering, Springer Science & Business Media.

2. Software Tools [Technology Analysis and Forecast];Trlica;IEEE Spectr.,1997

3. The magic VLSI layout system;Ousterhout;IEEE Des. Test Comput.,1985

4. Wolf, C., Glaser, J., and Kepler, J. (2013, January 10). Yosys-a free Verilog synthesis suite. Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), Linz, Austria.

5. Ajayi, T., and Blaauw, D. (2019, January 25–28). OpenROAD: Toward a self-driving, open source digital layout implementation tool chain. Proceedings of the Government Microcircuit Applications and Critical Technology Conference, Albuquerque, NM, USA.