Affiliation:
1. Department of Electrical and Computer Engineering, National Technical University of Athens, 15780 Athens, Greece
Abstract
This paper introduces a multiloop stabilized low-dropout regulator with a DC power supply rejection ratio of 85 dB and a phase margin of 80°. It is suitable for low-power, low-voltage and area-efficient applications since it consumes less than 100 μA. The dropout voltage is only 400 mV and the power supply rails are 1 V. Furthermore, a full mathematical analysis is conducted for stability and noise before the circuit verification. To confirm the proper operation of the implementation process, voltage and temperature corner variation simulations are extracted. The proposed regulator is designed and verified utilizing the Cadence IC Suite in a TSMC 90 nm CMOS process.
Reference42 articles.
1. Evolving and emerging applications of power electronics in systems;Kassakian;IEEE J. Emerg. Sel. Top. Power Electron.,2013
2. Shearer, F. (2011). Power Management in Mobile Devices, Elsevier.
3. Power management strategies for a microgrid with multiple distributed generation units;Katiraei;IEEE Trans. Power Syst.,2006
4. Sobhan Bhuiyan, M.A., Hossain, M.R., Minhad, K.N., Haque, F., Hemel, M.S.K., Md Dawi, O., Ibne Reaz, M.B., and Ooi, K.J. (2022). CMOS low-dropout voltage regulator design trends: An overview. Electronics, 11.
5. Evaluation and perspective of analog low-dropout voltage regulators: A review;Chyan;IEEE Access,2022