Abstract
This paper presents a wideband digitally controlled variable gain amplifier (VGA) with a reconfigurable gain tuning range and gain step in a 65 nm CMOS process. A unique asymmetric capacitor-based reconfigurable technique is proposed to extend the gain tuning range and realize gain step reconfiguration. An active neutralization topology based on a stackless transistor is utilized to compensate for the additional phase shift introduced by the gain tuning. Moreover, a current-type digital-to-analog converter (DAC) is also integrated for easier precise gain control. With the asymmetric capacitor varying from 1000 fF to 200 fF with a step of 400 fF, the proposed VGA achieves a 12.2/9.2/6.1 dB gain tuning range with a 0.4/0.3/0.2 dB gain resolution, respectively. At the maximum gain tuning range mode, the measured minimum root-mean-square (RMS) phase error is 1.7° at 23.4 GHz. At the finest gain step control mode, the RMS phase error measured across 20–30 GHz is lower than 1.9°. The tested result also shows the proposed VGA achieves a peak gain of 13 dB with a 3 dB bandwidth of 21.4–29 GHz, and the output 1 dB compression point (OP1dB) is up to 8.6 dBm at 25 GHz.
Funder
National Key R&D Program of China
National Natural Science Foundation of China
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference25 articles.
1. A 60-GHz 360° 5-Bit Phase Shifter with Constant IL Compensation Followed by a Normal Amplifier with ±1 dB Gain Variation and 0.6-dBm OP-1dB;IEEE Trans. Circuits Syst. II Express Briefs,2016
2. 60-GHz 5-bit Phase Shifter with Integrated VGA Phase-Error Compensation;IEEE Trans. Microw. Theory Tech.,2013
3. Millimeter-wave beamforming as an enabling technology for 5G cellular communications: Theoretical feasibility and prototype results;IEEE Commun. Mag.,2014
4. Chen, Z., Jiang, Z., Liu, Z., Cheng, Y., Zhang, L., Chen, D., Zhang, J., Sun, S., Dong, J., and Liu, P. (2018, January 10–15). A 256-QAM 39 GHz Dual-Channel Transceiver Chipset with LTCC Package for 5G Communication in 65 nm CMOS. Proceedings of the 2018 IEEE/MTT-S International Microwave Symposium—IMS, Philadelphia, PA, USA.
5. A 20–44-GHz Image-Rejection Receiver With >75-dB Image-Rejection Ratio in 22-nm CMOS FD-SOI for 5G Applications;IEEE Trans. Microw. Theory Tech.,2020
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献