Active Autonomous Open-Loop Technique for Static and Dynamic Current Balancing of Parallel-Connected Silicon Carbide MOSFETs
Author:
Giannopoulos Nektarios1ORCID, Ioannidis Georgios1, Vokas Georgios1ORCID, Psomopoulos Constantinos1ORCID
Affiliation:
1. Department of Electrical and Electronics Engineering, University of West Attica (Ancient Olive Grove Campus), 250 Thivon & P. Ralli Str., 12241 Egaleo, Greece
Abstract
Silicon carbide (SiC) MOSFETs tend to become one of the main switching elements in power electronics applications of medium- and high-power density. Usually, SiC MOSFETs are connected in parallel to increase power rating. Unfortunately, unequal current sharing between power devices occurs due to mismatches in the technical parameters between devices and the layout of the power circuit. This current imbalance causes different current stress upon power switches, raising concerns about power system reliability. For over a decade, various methods and techniques have been proposed for balancing the currents between parallel-connected SiC MOSFETs. However, most of these methods cannot be implemented unless the deviation between the technical parameters of semiconductor switches is known. This requirement increases the system cost because screening methods are extremely costly and time-consuming. In addition, most techniques aim at suppressing only the transient current imbalance. In this paper, a simple but innovative current balancing technique is proposed, without the need of screening any power device. The proposed technique consists of an open-loop system capable of balancing the currents between two parallel-connected SiC MOSFETs, with the aid of two active gate drivers and an FPGA, actively and independently of the cause. Experimental test results validate that the proposed open-loop method can successfully achieve suppression of current imbalance between parallel-connected SiC MOSFETs, proving its durability and validity level.
Funder
University of West Attica
Subject
Energy (miscellaneous),Energy Engineering and Power Technology,Renewable Energy, Sustainability and the Environment,Electrical and Electronic Engineering,Control and Optimization,Engineering (miscellaneous),Building and Construction
Reference44 articles.
1. Ke, J., Zhao, Z., Sun, P., Huang, H., Abuogo, J., and Cui, X. (2018, January 20–24). New Screening Method for Improving Transient Current sharing of Paralleled SiC MOSFETs. Proceedings of the 2018 International Power Electronics Conference (IPEC-Niigata 2018-ECCE Asia), Niigata, Japan. 2. Xiao, Q., Yan, Y., Wu, X., Ren, N., and Sheng, K. (2015, January 10–14). A 10 kV/200A SiC MOSFET module with series-parallel hybrid connection of 1200V/50A dies. Proceedings of the 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC’s (ISPSD), Hong Kong, China. 3. Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs;Helong;IEEE Trans. Power Electron.,2016 4. Xue, Y., Lu, J., Wang, Z., Tolbert, L.M., Blalock, B.J., and Wang, F. (2013, January 15–19). Active current balancing for parallel-connected silicon carbide MOSFETs. Proceedings of the 2013 IEEE Energy Conversion Congress and Exposition, Denver, CO, USA. 5. Li, H., Munk-Nielsen, S., Pham, C., and Bęczkowski, S. (2014, January 26–28). Circuit mismatch influence on performance of paralleling silicon carbide MOSFETs. Proceedings of the 2014 16th European Conference on Power Electronics and Applications, Lappeenranta, Finland.
|
|