Research on Surface Morphology of Gold Micro Bumps Based on Monte Carlo Method
-
Published:2023-06-30
Issue:7
Volume:14
Page:1345
-
ISSN:2072-666X
-
Container-title:Micromachines
-
language:en
-
Short-container-title:Micromachines
Author:
Ji Haoyue12, Tian Wenchao2, Qian Hongwen1, Sun Xiaodong1, Wang Yongkun2, Gu Lin1, Zheng Lihua1
Affiliation:
1. The 58th Research Institute of China Electronics Technology Group Corporation, Wuxi 214062, China 2. School of Electro-Mechnical Engineering, Xidian University, Xi’an 710071, China
Abstract
In advanced packaging technology, the micro bump has become an important means of chip stacking and wafer interconnection. The reliability of micro bumps, which plays an important role in mechanical support, electrical connection, signal transmission and heat dissipation, determines the quality of chip packaging. Surface morphological defects are one of the main factors affecting the reliability of micro bumps, which are closely related to materials and bonding process parameters. In this paper, the electrodeposition process of preparing gold bumps is simulated at the atomic scale using the Kinetic Monte Carlo method. The differences in surface morphology and roughness of the plated layer are studied from a microscopic perspective under different deposition parameters. The results show that the gold micro bumps prepared by electrodeposition have better surface quality under conditions of lower deposition voltage, lower ion concentration and higher plating temperature, which can provide significant guidance for engineering applications.
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference41 articles.
1. Kim, C., Kim, D.H., Jeong, W., Kim, H.J., Park, I.H., Park, H.W., Lee, J., Park, J., Ahn, Y.L., and Lee, J.Y. (2017, January 5–9). A 512 Gb 3 b/cell64-stacked WL 3D V-NAND flash memory. Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 2. Carbon based electronic technology in post-Moore era: Progress, applications and challenges;Liu;Acta Phys. Sin.,2022 3. Three dimensional heterogeneous integration and application of microsystems;Hao;Electron. Process Technol.,2018 4. Development status and trends of microelectronic information system;Zhu;Audio Eng.,2021 5. Design, materials, process, fabrication, and reliability of fan-out wafer-level packaging;Lau;IEEE Trans. Compon. Packag. Manuf. Technol.,2018
|
|