Affiliation:
1. DIEEI (Dipartimento di Ingegneria Elettrica Elettronica e Informatica), University of Catania, I-95125 Catania, Italy
Abstract
This work presents a two-stage operational transconductance amplifier suitable for sub-1 V operation. This characteristic is achieved thanks to the adoption of a bulk-driven non-tailed differential pair. Local positive feedback is exploited to boost the equivalent transconductance of the first stage and the quasi-floating gate approach enables the class AB operation of the second stage. Implemented in a standard 180 nm CMOS technology and supplied at 0.6 V, the amplifier exhibits a 350 kHz gain bandwidth product and a phase margin of 69° while driving a 150 pF load. Compared to other solutions in the literature, the proposed one exhibits a considerable performance improvement, especially for large signal operation.
Subject
Electrical and Electronic Engineering
Reference32 articles.
1. Grasso, A.D., and Pennisi, S. (2018, January 9–12). Ultra-Low Power Amplifiers for IoT Nodes. Proceedings of the 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Bordeaux, France.
2. Sansen, W. (2015, January 22–26). 1.3 Analog CMOS from 5 Micrometer to 5 Nanometer. Proceedings of the 2015 IEEE International Solid-State Circuits Conference—(ISSCC) Digest of Technical Papers, San Francisco, CA, USA.
3. CMOS Analog Integrated Circuits Based on Weak Inversion Operations;Vittoz;IEEE J. Solid-State Circuits,1977
4. Using the Weak Inversion Region to Optimize Input Stage Design of CMOS Op Amps;Comer;IEEE Trans. Circuits Syst. II Express Briefs,2004
5. 0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design;Chatterjee;IEEE J. Solid-State Circuits,2005
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献