1. Analysis and design of a low-voltage low-power double-tail comparator;Babayan-Mashhadi;IEEE Trans Very Large Scale Integr (VLSI) Syst,Feb. 2014
2. A 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise;Bindra;IEEE J Solid-State Circ,July 2018
3. A 6b 0.2-to-0.9V highly digital flash ADC with comparator redundancy;Daly;IEEE Int Solid-State Circ Conf,2008
4. Stochastic flash analog-to-digital conversion;Weaver;IEEE Trans Circ Syst I: Regular Papers,Nov. 2010
5. A simple and accurate method to predict offset voltage in dynamic comparators;He;IEEE Int Symp Circ Syst,2008