1. Nelson D.W. Webb C. McCauley D.et al.(September2004)A 3D interconnect methodology applied to iA32‐class architectures for performance improvement through RC mitigation. Proceedings of the VMIC pp.78–83.
2. Annavaram M. Black B. Brekelbaum N.et al.(December2006)Die stacking (3D) microarchitecture. Proceedings of the 39th Annual International Symposium on Microarchitecture.
3. Design aspects of a microprocessor data cache using 3D die interconnect technology;Reed P.;Proceedings of the ICICDT,2005
4. Black B. Brekelbaum N. DeVale J.et al.(February2007)3D design challenges Proceedings of the International Solid State Circuits Conference. (in press).
5. A global view of interconnects