Affiliation:
1. School of Information Science and Engineering Zhejiang Sci‐Tech University Hangzhou China
Abstract
AbstractVariable supply clustered voltage scaling (VS‐CVS) is an effective way to decrease power consumption without compromising performance. One of the major challenges in VS‐CVS design is that level converting flip‐flops (LCFFs) not only need to have low power consumption but also high performance. In this paper, we propose two new structures of LCFF: the data branch sharing LCFF based on conditional charging (DBS‐LCFFCC) and the data branch sharing LCFF based on precharging (DBS‐LCFFP). The new structures adopt a data branch sharing scheme to improve the speed of the circuit as well as to reduce the number of transistors. Based on simulation results using HSPICE with PTM 32‐nm CMOS technology, the proposed LCFFs show an improvement of 19.2–67.2% and 41.6–76.3% in power‐delay‐product (PDP) at 50% data switching activity, respectively, compared to other advanced LCFFs.
Funder
Basic Public Welfare Research Program of Zhejiang Province
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Science Applications,Electronic, Optical and Magnetic Materials
Reference13 articles.
1. LiuY ChiouL ChangSEnergy‐efficient adaptive clocking dual edge sense‐amplifier flip‐flop. 2006 IEEE International Symposium on Circuits and Systems (ISCAS).2006:4329–4332.
2. Low power aware standard cells using dual rail multi threshold null convention logic methodology
3. Design of new low‐noise and low‐power CMOS differential pair
4. Low power design of explicit‐pulsed dual‐edge‐triggered level‐converting flip‐flop based on carbon nanotubes field‐effect transistors
5. ZhaoP KumarGP BayoumiM.Contention reduced/conditional discharge flip‐flops for level conversion in CVS systems. In: Proceedings of the IEEE International Symposium Circuits Systems Canada. May 23–26 2004:669–672.