1. Interchip via technology for vertical system integration;Ramm P;Proc IEEE Int Intercon Technol Conf,2001
2. IC stacking technology using fine pitch, nanoscale through silicon vias;Spiesshoefer S;Proc 53rd IEEE Electron Comp Technol Conf,2003
3. Z‐axis interconnects using fine pitch, nanoscale through‐silicon vias: process development;Spiesshoefer S;Proc 54th IEEE Electron Comp Technol Conf,2004
4. Modeling and fabrication aspects of cu‐and carbon nanotube‐based through‐silicon vias;Goyal T;IETE J Res,2018
5. Through silicon via interposer for millimetre wave applications;Lim TG;Proc 61st IEEE Electron Comp Technol Conf,2011