1. Lapedus M.(2019).Lithography challenges for fan‐out.Semiconductor Engineering.
2. US Army Research Laboratory(2015).Optimization of thick negative photoresist for fabrication of interdigitated capacitor structures. Report ARL‐TR‐7258.
3. Scanlan C. Olson T. Robers B. et al. (2012).Adaptive patterning for panelized packaging. Proceedings of SMTA'sInternational Wafer‐Level Packaging Conference San Jose CA USA (November 6–7 2013).
4. Strothmann T.(2016).Optimizing equipment selection for diverse fan‐out process flow.Semicon Taiwan Taipei Taiwan (September 7–9 2016).
5. Dunn T.(2018).Additive electronics: PCB scale to IC scale.PCB007 Magazine(September) pp. 12–16.