1. Toward Nanowire Electronics
2. Auth C. Allen C. Blattner A. Bergstrom D. Brazier M. Bost M. Buehler M. Chikarmane V. Ghani T. Glassman T.et al. (2012).A 22 nm high performance and low‐power CMOS technology featuring fully‐depleted tri‐gate transistors self‐aligned contacts and high density MIM capacitors.IEEE VLSI Tech. Dig. 131–132.
3. Proposal for Surface Tunnel Transistors
4. DJ-1 suppresses ferroptosis through preserving the activity of S-adenosyl homocysteine hydrolase
5. 2D Semiconductor FETs—Projections and Design for Sub-10 nm VLSI