Author:
Srujana B.,Jayanthi D.,Krishna Raji,Shylusam D.S.
Reference20 articles.
1. Vertically Stacked Gate-All-Around Structured Tunneling-Based Ternary-CMOS
2. Many-Tier Vertical GAAFET (V-FET) for Ultra-Miniaturized Standard Cell Designs Beyond 5 nm
3. Stacked Ge-Nanosheet GAAFETs Fabricated by Ge/Si Multilayer Epitaxy
4. K. M. A. H.Fahim M. J. H.Khalid M. Z. A.MiaandM.Rasheduzzaman “Study of 3‐nm Cylindrical GAAFETs with Variations in High‐k Dielectric Gate‐oxide Materials ”2022 IEEE Symposium on Industrial Electronics & Applications (ISIEA) Langkawi Island Malaysia 2022 pp.1‐5 doi:10.1109/ISIEA54517.2022.9873651.
5. V. A.ChhabriaandS. S.Sapatnekar “Impact of Self‐heating on Performance and Reliability in FinFET and GAAFET Designs ”20th International Symposium on Quality Electronic Design (ISQED) Santa Clara CA USA 2019 pp.235‐240 doi:10.1109/ISQED.2019.8697786.