1. “Design of ion-implanted MOSFETs with very small physical dimensions,”;Dennard;IEEE Journal of Solid-State Circuits,1974
2. “Design challenges of technology scaling,”;Borkar;IEEE Micro 1999,1999
3. International Technology Roadmap for Semiconductors http://public.itrs.net/
4. “CMOS design near the limit of scaling,”;Taur;IBM Journal of Research and Development,2002
5. “Design in the power-limited scaling regime,”;Nikolic;EEE Transactions on Electron Devices,2008