Affiliation:
1. Electronics and Telecommunications Research Institute Daejeon Korea
Abstract
We propose and present in detail the new method to enable the deep submicron channel length in oxide semiconductor thin‐film transistors with conventional lithographic tool in large‐area substrates. Up till now we succeeded in fabricating the oxide thin‐ film transistors with 60 nm channel length with the performance of ~300 µA/µm at a drain bias of 1.5 V, and gate bias of 2 V, ION/IOFF larger than 109, subthreshold swing of 100 mV/dec, and turn‐on voltage of about ‐0.47 V . We hope that our technique will contribute to open a new era as a backplane technology for transparent ultra‐high‐resolution displays such as hologram, AR, and/or XR.
Reference11 articles.
1. Design of ion-implanted MOSFET's with very small physical dimensions
2. Evaluation of Off-State Current Characteristics of Transistor Using Oxide Semiconductor Material, Indium- Gallium-Zinc Oxide;Kato K;Jpn. J. Appl. Phy
3. 3D-Stacked CAAC-In-Ga-Zn Oxide FETs with Gate Length of 72 nm;Oota M;Tech. Dig. Int. Electron Devices Meet,2019
4. Capacitor-less, Long-Retention (>400s) DRAM Cell Paving the Way towards Low-Power and High- Density Monolithic 3D DRAM;Belmote A;Tech. Dig. Int. Electron Devices Meet,2020