Compiler and runtime techniques for software transactional memory optimization-Reference-Cited by-同舟云学术

Compiler and runtime techniques for software transactional memory optimization

Published:2009-01 Issue:1 Volume:21 Page:7-23
ISSN:1532-0626
Container-title:Concurrency and Computation: Practice and Experience
language:en
Short-container-title:Concurrency Computat.: Pract. Exper.

Author:

Wu Peng,Michael Maged M.,von Praun Christoph,Nakaike Takuya,Bordawekar Rajesh,Cain Harold W.,Cascaval Calin,Chatterjee Siddhartha,Chiras Stefanie,Hou Rui,Mergen Mark,Shen Xiaowei,Spear Michael F.,Wang Hua Yong,Wang Kun

Publisher

Wiley

Subject

Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Theoretical Computer Science,Software

Reference36 articles.

1. Tremblay M. Transactional memory for a modern microprocessor. 2007 Conference on Scalable Approaches to High Performance and High Productivity Computing, September 2007.

2. Azul Systems. Optimistic thread concurrency: Breaking the scale barrier. White Paper, January 2006.

3. Herlihy N, Moss JEB. Transactional memory: Architecture support for lock-free data structures. Proceedings of the 20th Annual International Symposium on Computer Architecture, San Diego, CA, 1993; 289-300.

4. Adl-Tabatabai A-R, Lewis BT, Menon V, Murphy BR, Saha B, Shpeisman T. Compiler and runtime support for efficient software transactional memory. Proceedings of PLDI '06, Ottawa, Canada, 2006; 26-37.

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Separating Mechanism from Policy in STM;2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT);2023-10-21

2. Design and implementation of a fully transparent partial abort support for software transactional memory;Software: Practice and Experience;2022-08-08

3. Using Barrier Elision to Improve Transactional Code Generation;ACM Transactions on Architecture and Code Optimization;2022-07-06

4. Improving Transactional Code Generation via Variable Annotation and Barrier Elision;2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS);2020-05

5. On the Efficiency of Transactional Code Generation: A GCC Case Study;2018 Symposium on High Performance Computing Systems (WSCAD);2018-10