1. Low-power CMOS digital design
2. B. C.Paul H.Soeleman andK.Roy “An 8×8 subthreshold digital CMOS carry save array multiplier ” inProceedings of the 27th European Solid‐State Circuits Conference(ESSCIRC '01) pp.377–380 Villach Austria September2001.
3. Ultra-low-power DLMS adaptive filter for hearing aid applications
4. A.WangandA. P.Chandrakasan “A 180mV FFT processor using subthreshold circuit techniques ” inProceedings of the IEEE International Solid‐State Circuits Conference (ISSCC '04) vol. 1 pp.292–529 San Francisco Calif USA February2004.
5. A 180-mV subthreshold FFT processor using a minimum energy design methodology