Affiliation:
1. Fraunhofer‐Institut für Photonische Mikrosysteme IPMS ‐ Center Nanoelectronic Technologies (CNT) An der Bartlake 5 01109 Dresden Germany
2. Department of Electrical Engineering Indian Institute of Technology, Madras Electrical Sciences Block, Play Field Avenue Chennai Tamil Nadu 600036 India
Abstract
Hafnium oxide (HfO2)‐based ferroelectric field effect transistors (FeFETs) revolutionize the emerging nonvolatile memory area, especially with the potential to replace flash memories for several applications. In this article, the suitability of FeFET memories is investigated, especially FeFET‐based content addressable memory (CAM) cells, as storage‐class memory under junction temperature variations. FeFETs with silicon oxynitride interfacial layer are fabricated and characterized at various temperatures, varying from room temperature to 120 °C. Although the memory window, numbers of programmable states, and endurance deteriorate at high temperatures, FeFETs show excellent robustness in data retention, write latency, and read stability at all temperatures, especially for binary operation. Finally, system‐level simulations using a Simulation Program with Integrated Circuit Emphasis software using experimental data are conducted to gauge the robustness of the data‐search operation using the CAM array under different temperatures. Despite temperature‐variation‐induced changes in FeFET devices, it is observed that binary CAM cells perform robust and unerring search operations for storing and searching data at temperatures up to 120 °C.
Funder
Bundesministerium für Wirtschaft und Energie
Reference64 articles.
1. C.Matsui K.Takeuchi in2017 47th European Solid‐State Device Research Conf. (ESSDERC) IEEE Leuven Belgium2017 pp.6–9 https://doi.org/10.1109/ESSDERC.2017.8066578.
2. S.Okamoto C.Sun S.Hachiya T.Yamada Y.Saito T. O.Iwasaki K.Takeuchi in2015 IEEE Int. Memory Workshop (IMW) IEEE Monterey CA USA2015 pp.1–4 https://doi.org/10.1109/IMW.2015.7150277.
3. Storage-class memory: The next storage system technology
4. S.Dünkel M.Trentzsch R.Richter P.Moll C.Fuchs O.Gehring M.Majer S.Wittek B.Müller T.Melde H.Mulaosmanovic S.Slesazeck S.Muller J.Ocker M.Noack D.-A.Lohr P.Polakowski J.Muller T.Mikolajick J.Hontschel B.Rice J.Pellerin S.Beyer in2017 IEEE Int. Electron Devices Meeting (IEDM) IEEE Piscataway NJ2017 pp.19–7.
5. S.De D.Lu H.-H.Le S.Mazumder Y.-J.Lee W.-C.Tseng B.-H.Qiu M. A.Baig P.-J.Sung C.-J.Su C.-T.Wu W.-F.Wu W.-K.Yeh Y.-H.Wang in2021 Symposia on VLSI Technology and Circuits2021.