1. CMOS-bipolar transistor structure;Lin;IEEE Trans. Electron Devices,1969
2. An accurate analytical BiCMOS delay expression and its application in optimizing high-speed BiCMOS circuits;Fang;IEEE J. Solid-State Circuits
3. Parallel prefix computation;Ladner;J. ACM,1980
4. Area-time optimal adder design;Wei;IEEE Trans. Comput.
5. A regular layout for parallel adders;Brent;IEEE Trans. Comput.