1. Zarębski J, Górecki K. SPICE aided estimation of the power BJT model parameters. IEEE International Power Electronics Congress CIEP, 2000, Acapulco, 2000; 258-262.
2. Schurack E, Latzel T, Rupp W, Gotwald A. Nonlinear effects in transistors caused by thermal power feedback: simulation and modeling in SPICE. IEEE International Symposium on Circuits and Systems-ISCAS'92, San Diego, CA, U.S.A., 1992; 879-882.
3. Zarębski J. Modelling, simulations and measurements of electrothermal characteristics in semiconductor devices and electronic circuits. Proceedings of the Gdynia Maritime Academy, Gdynia, 1996 (in Polish).
4. Thermal resistance measurements
5. Napieralski A, Grecki M, Pacholik J. Do not use a thermal impedance approach in thermal analysis of power semiconductor devices and ICs. XVIIth National Conference on Circuit Theory and Electronic Networks, Wroclaw, Polanica Zdrój, 1994; 365-370.